

CLAIMS

1 1. In a floating-point processor, an addition pipeline, adapted for application thereto
2 of first and second operand signals, each of which represents the sign, exponent, and
3 mantissa of a respective floating-point input operand, for performing an effective addition
4 or subtraction on the input operands and generating an addition-pipeline output signal rep-
5 resenting the result, the addition pipeline comprising:

6 A) a main mantissa adder adapted for application thereto of first and second
7 processed mantissa signals and representing respective mantissa values,
8 the main mantissa adder being operable selectively to perform addition
9 and subtraction on the mantissa values and generate a mantissa-adder out-
10 put, representative thereof, from which the addition pipeline generates the
11 addition-pipeline output; and

12 B) mantissa-processing circuitry for so generating from respective ones of the
13 input operands' mantissas and applying to the main mantissa adder re-
14 spective processed mantissa signals that, for at least some pairs of mantis-
15 sas, the mantissa signals applied to the main mantissa adder when the main
16 mantissa adder is to subtract a pair of mantissas are offset to the left by
17 one position from the mantissa signals applied thereto when the main
18 mantissa adder is to add the same pair of mantissas.

is
in
12

1 2. An addition pipeline as defined in claim 1 wherein the main mantissa adder per-
2 forms a normalization shift when necessary to produce an output within predetermined
3 normalization limits but is capable of performing the normalization shift in only one di-
4 rection..

1 3. An addition pipeline as defined in claim 2 wherein the main mantissa adder is ca-
2 pable of performing the normalization shift only to the right.

1 4. An addition pipeline as defined in claim 2 wherein the mantissa-processing cir-
2 cuitry comprises a pair of processing trains for generating first and second processed
3 mantissa signals from respective input operands' mantissas, each processing train per-
4 forming a shift, for at least a plurality of input-operand-value pairs, that is one more posi-
5 tion to the left for an effective subtraction than for an effective addition.

1 5. An addition pipeline as defined in claim 2 wherein the main mantissa adder in-
2 cludes rounding circuitry operable in at least one rounding mode to add a rounding bit
3 and being capable of adding the rounding bit at a selected one of only two bit positions in
4 a given rounding mode.

1 6. An addition pipeline as defined in claim 1 wherein the main mantissa adder in-
2 cludes rounding circuitry operable in at least one rounding mode to add a rounding bit
3 and being capable of adding the rounding bit at a selected one of only two bit positions in
4 a given rounding mode.

1 7. An addition pipeline as defined in claim 1 wherein the mantissa-processing cir-
2 cuitry comprises a pair of processing trains for generating first and second processed
3 mantissa signals from respective input operands' mantissas, each processing train per-
4 forming a shift, for at least a plurality of input-operand-value pairs, that is one more posi-
5 tion to the left for an effective subtraction than for an effective addition.